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Abstract—Vertical single-walled carbon nanotubes (v-
SWCNTs) are synthesized within highly ordered porous anodic
alumina (PAA) templates supported on Si substrates. A process
for obtaining thin-film PAA with long-range ordered nanopores
is presented in this paper. Each nanopore contains at most one
v-SWCNT that is supported by a dielectric and addressed by elec-
trochemically formed Pd nanowire source contacts and evaporated
Pd drain contacts. Characteristics of these completely vertical,
two-terminal nanotube devices are presented. Control of the
v-SWCNT length is demonstrated using a straightforward etching
process with lengths of less than 100 nm achieved without the need
for complex/expensive lithography. This effective nanoscale length
control of highly ordered v-SWCNTs provides a practical basis
for the realization of CNT-based nanoelectronics.
Index Terms—Carbon nanotubes (CNTs), length scaling, nan-
otechnology, porous anodic alumina (PAA), vertical devices.
I. INTRODUCTION
THE UNIQUE properties of single-walled carbon nan-otubes (SWCNTs), such as 1-D electrostatics and equal
electron and hole effective masses, make them ideal for many
nanoelectronic applications, from interconnects to FETs. With
ballistic transport attainable and high current-carrying capacity,
SWCNTs could enable the fastest and most robust electronics
to date. However, as with most nanomaterials studied in the last
decade, control of the placement and addressability of SWCNTs
still precludes their integration in practical applications. Recent
progress has been reported on the planar alignment of SWCNTs
on a substrate via directed growth techniques [1]–[3], which of-
fer improved control over the SWCNTs directionality; however,
definition of the lateral density of the planar SWCNTs remains
a challenge, with a best reported controlled density to date of ten
SWCNTs per linear micrometer [2]. Also, as the SWCNTs be-
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come more densely packed, the spacing between them becomes
less controlled [3], and the final devices can suffer from inhomo-
geneous charge screening effects between the SWCNTs [4], [5].
Furthermore, control of SWCNT length, which would serve as
the channel length in a self-aligned FET, still requires advanced
lithographic processes with high costs and low throughput that
are not amenable to large-scale integration.
Nanoporous templates are becoming attractive for supporting
nanomaterials, and improving their placement and addressabil-
ity. These nanoporous templates can serve a variety of purposes
from templating the synthesis of a nanomaterial [6], [7] to pro-
viding a support for in situ device fabrication [8]. The growth
of SWCNTs from thin-film porous anodic alumina (PAA) tem-
plates has been recently achieved with a yield of not more than
one SWCNT per pore [7], [9]. However, achieving highly or-
dered pores by anodization of Al requires several micrometers
of Al and a two-step anodization process, as the initial nucle-
ation of the pores is controlled by defects in the Al surface.
The thicknesses of smooth Al films obtained by physical vapor
deposition are generally insufficient to obtain the degree of pore
order in PAA that is characteristic of PAA fabricated by two-step
anodization of Al foil or bulk Al [10].
Herein, we present a new process for obtaining well-ordered
thin-film PAA, which serves as the template for synthesiz-
ing completely vertical SWCNTs (v-SWCNTs). These self-
aligned v-SWCNTs differ from previously reported SWCNTs
in PAA [9] as these are completely vertical and confined to
their nanopores without a lateral extension above the surface,
and they have a potential density of 115 SWCNTs/µm2 with an
SWCNT–SWCNT spacing of 100 nm. Source and drain contacts
are established using electrochemical and physical vapor depo-
sition, respectively. The length of the v-SWCNTs is controlled
using simple deposition and/or etching techniques with a vari-
ability of ±10 nm over hundreds of devices—for the first time,
nanoscale length SWCNT devices have been realized without
the need for any lithographic patterning of the SWCNTs. For
verification of the semiconducting nature of the SWCNTs syn-
thesized from these PAA templates, planar FETs are fabricated
that demonstrate modulation of the channel current over more
than five orders of magnitude.
II. DEVICE FABRICATION
The process for obtaining highly ordered PAA thin films and
subsequently synthesizing v-SWCNTs within the nanopores
is shown in Fig. 1 with schematics and field emission
SEMs. On an Si substrate, the following film stack is ther-
mally evaporated: 100 nm Ti/100 nm Al/1 nm Fe/300 nm Al.
1536-125X/$25.00 © 2009 IEEE
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Fig. 1. Process for obtaining highly ordered v-SWCNTs. Schematics illus-
trating (a) the EBL patterning of PMMA with a hexagonal pattern of 100 nm
spacing, (b) the Al surface following a brief wet etch to transfer the pattern,
and (c) the PAA template formed by anodization with self-aligned v-SWCNTs
synthesized from the embedded Fe layer. (d)–(f) Top-view SEMs of a sample at
each step of the process. The inset SEM in (f) shows SWCNTs that have grown
out of their respective nanopores and extend laterally on the PAA surface.
Polymethyl-methacrylate (PMMA) resist is then applied, and
a hexagonally arranged pattern is exposed using electron beam
lithography (EBL). Even though EBL is used for the demonstra-
tion herein, this redundant pattern can be produced at the wafer
scale using nanoimprint or interference lithography, for exam-
ple [11]. After development, the hexagonal pattern is transferred
to the Al surface by a 25 s wet etch using Transene Al-etchant
type A at room temperature with moderate agitation. The result-
ing pits in the Al surface [observed in Fig. 1(e)] serve as the nu-
cleation sites for pore formation in an electrochemical anodiza-
tion. In 0.3 M oxalic acid, the samples were anodized at 40 V un-
til the current decreased from the range of several milliamperes
to several microamperes, indicating the complete anodization
of the Al layers to form PAA. Microwave plasma-enhanced
chemical vapor deposition (MPCVD) was subsequently used to
synthesize the SWCNTs [7], which nucleate at the embedded
Fe layer within the pores and grow vertically to the PAA surface
with a yield of not more than one SWCNT per pore, as reported
previously [7], [9]. Note that the Fe catalyst used in this paper is
thinner than in a previous study [7], and this catalyst is expected
to predominantly yield single-walled nanotubes by decreasing
the catalyst particle size [12]. The density of SWCNTs in the
present templates was kept extremely low by growing for times
of 1 min or less in order to facilitate the testing of single (or
few) nanotube devices per 100 µm2 contact area—prior study
has shown the ability to increase the SWCNT density when
needed [12]. The inset of Fig. 1(f) shows SWCNTs that have
grown beyond the top of their nanopore and are extending along
the PAA surface. The protruding portions of the SWCNTs are
removed in a subsequent etch to leave only the vertical channels
of v-SWCNTs within the nanopores.
The spacing between nanopores in the hexagonally arranged
template is 100 nm, which yields a potential v-SWCNT density
of 115 SWCNTs/µm2 . Source contacts to the v-SWCNTs were
made by electrochemically depositing Pd nanowires within the
PAA pore bottoms, as described previously [6], [13]. The stan-
dard deviation in the length of these nanowires has been reported
to be 4% [6] or less than 10 nm in the present case. A spin-on
glass (SOG) dielectric (Honeywell 214) was then applied at
6000 r/min for 30 s followed by a 450 ◦C cure in N2 for 1 h
to support each v-SWCNT within its respective pore. The SOG
fills the pores, provides a passivating dielectric support of the
v-SWCNTs, and forms a planar layer on the PAA surface that
is ≈180 nm thick.
Removal of this surface SOG was accomplished using an
inductively coupled plasma reactive ion etcher (ICP-RIE). An
inert gas plasma was supported by 60 sccm Ar at 1 mtorr and
300 W of coil power, while the Ar ions were accelerated to the
sample surface with an 800 W platen bias power. The resulting
ion bombardment etch removes the 180 nm of surface SOG,
along with the portions of the SWCNTs that extended along the
PAA surface, in 80 s. Use of fluorine-based chemical etchants for
removing the silicate-based SOG proved to etch the v-SWCNTs
within the PAA, completely removing them. Thus, the inert gas
ion bombardment etch is important for the protection of the
v-SWCNTs while planarizing the template surface. Continued
ion bombardment etching past 80 s removes the PAA/v-SWCNT
template at a vertical rate of 40 nm/min as determined from 42
etching trials with different etching times. After the etch, the
top of the SOG within the nanopores is relatively level with the
PAA surface.
III. CONTROL OF NANOTUBE LENGTH
Evaporation of 8 nm Pd/20 nm Ti/60 nm Au top contacts of
various sizes completes the fabrication of the two-terminal de-
vices. Fig. 2(a) illustrates the final SWCNT length (LCNT ) in
these devices, which is defined from the top of the Pd nanowire
source contact to the top of the PAA template. LCNT has been
controlled by a combination of the initial top Al layer thickness
(300 nm in the present case) and the ion bombardment etch time
on the PAA/v-SWCNT template. The accuracy of controlling
LCNT from device to device by the top Al thickness strongly
depends on the uniformity of the Al film. Because these are thin
films, common planarizing processes such as chemical mechan-
ical polishing and electropolishing are not possible because they
would require a much thicker Al layer. Therefore, the roughness
of the Al film is determined solely by the deposition process,
which was thermal evaporation in this case with a surface rough-
ness around 40 nm, as determined from cross-sectional SEMs of
the deposited film. Typically, even with the smoothest achiev-
able Al surface, the control of the v-SWCNT length from device
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Fig. 2. (a) Schematic cross section of a two-terminal, multinanotube v-
SWCNT device. (b) Cross-sectional SEM showing the vertical nanopores and
Pd nanowire bottom contacts with a Pd/Ti/Au top contact. Inset shows a v-
SWCNT supported in SOG with an arrow indicating the v-SWCNT location.
(c) Tilted cross-sectional SEM showing the ordered nanopores prior to top
contact metallization.
to device will not be less than 30 nm because of the variation
in etching the Al pits and the subsequent expansion of the film
during transition from Al to alumina. However, control of the
length from sample to sample by varying the initial Al thickness
can be accomplished with reasonable accuracy as long as the
expansion factor is taken into account.
The ion bombardment etch, however, yields very accurate
control over the v-SWCNT length as compared to simply vary-
ing the Al thickness. Notably, the etch rate of the surface SOG
(2.25 nm/s) is more than three times faster than the etch rate
of the PAA/v-SWCNTs (0.67 nm/s). This rate difference en-
ables close control in defining the v-SWCNT length. As seen
in the SEM of Fig. 2(b), the final LCNT is also affected by
the uniformity of the Pd nanowire height, and the roughness
of the initial substrate and underlying films. Taking these fac-
tors into consideration, the ion bombardment etch has produced
nanoscale v-SWCNT lengths with a variability of±10 nm from
device to device, as determined from cross-sectional SEMs
over hundreds of devices. Fig. 3 shows cross-sectional SEMs
of several different v-SWCNT device structures with lengths
from 50 to 260 nm that have been defined using the ion bom-
bardment etch for different durations. In the context of fab-
ricating CNT FETs (CNTFETs), achieving a channel length
between 50 and 70 nm should not produce substantial oper-
ational differences [14], [15], considering that the low-field
transport at this length is ballistic in defect-free CNTs [16].
Also, it has been shown that channel lengths between 50 and
150 nm are optimal for CNTFETs (with top gates) to avoid
short-channel effects while still maintaining ballistic transport
[14], [15], [17].
IV. RESULTS AND DISCUSSION
Electrical characteristics from a two-terminal v-SWCNT de-
vice consisting of one metallic and one semiconducting nan-
otube are shown in Fig. 4. The dimension of the top contact for
Fig. 3. Cross-sectional SEMs showing v-SWCNT lengths that have been
controlled by using different ion bombardment etch times. Additionally, (a)
and (b) show false color SEMs for material delineation (red is PAA, yellow is
Pd, blue is SOG, and white line is v-SWCNT). (c) Arrows indicate the distance
between the top of the Pd nanowire and the top of the PAA (or the beginning of
the top contact). Note that fracturing the samples for SEM prep caused the Pd
nanowires to break away from some pores.
Fig. 4. (a) I–V characteristics from a two-terminal v-SWCNT device
(LCNT ≈ 100 nm) showing domination in conduction by a metallic v-SWCNT
before it is burned out (blue) and by a semiconducting v-SWCNT after the
metallic tube is burned (red). (b) Conductance versus applied bias showing the
burn-out of the metallic v-SWCNT first (blue) and the subsequent burn-out of
the semiconducting v-SWCNT (red).
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all devices tested is 10 µm × 10 µm, which yielded between
zero and two v-SWCNTs per device (the density of nanotubes
was purposely kept low to achieve devices consisting of a single
v-SWCNT). Initially, the device in Fig. 4 exhibits nearly sym-
metrical, linear I–V characteristics. When a high bias is swept,
the conductance drops abruptly by over an order of magnitude
corresponding to the breakdown (burn out) signature of a metal-
lic tube as observed previously in planar devices [18], [19].
Importantly, the conductance does not drop to zero, but rather
remains at a few tenths of a microSiemen. This conductance is
attributed to the remaining semiconducting v-SWCNT as ob-
served by the red I–V curve in Fig. 4(a) that was obtained
after burn out of the metallic nanotube. The nonlinear behav-
ior results from Schottky barriers (SBs) at the contacts to the
semiconducting nanotube. While SBs are typically small for p-
channel transport in Pd-contacted nanotubes, they can still be
present [20]. Also, the slight asymmetry in this I–V charac-
teristic suggests a disparity in the SB height between the two
contacts [21] (examined in greater detail in relation to Fig. 6). A
final high bias sweep burns out the semiconducting v-SWCNT,
shown as the red curve in Fig. 4(b).
With a v-SWCNT length below 300 nm (close to the mean
free path for acoustic phonon scattering) [16], [22], a defect-
free, metallic nanotube should be ballistic and exhibit a low-bias
conductance near the theoretical limit of 4e2/h (154.8 µS) [23].
The substantially lower conductance observed here is attributed
to the series and contact resistances in the device. Perhaps, the
main contribution is the thin alumina barrier at the bottom of
each nanopore in the PAA template [6], which would create
a large series resistance between the Pd nanowire and the un-
derlying Ti layer. The low conductance of the semiconducting
v-SWCNT is attributed to the normally OFF nature of semicon-
ducting nanotubes in terms of band positions under no gate bias
[illustrated in Fig. 6(b)]. The same conductance range was ob-
served in more than 60 other semiconducting v-SWCNT devices
from several samples (see Fig. 5). Significantly, the conductance
did not show strong dependence on the v-SWCNT length with
the LCNT below ≈300 nm. Devices with lengths in the range
50–260 nm were studied. Out of 94 devices tested, 78 contained
at least one v-SWCNT, leaving 16 without any nanotubes. Fur-
thermore, only four of the 78 devices contained any metallic
nanotubes—the statistical yield based on the chiral vector is
one-third metallic nanotubes from a CVD growth [24]. There-
fore, this result suggests a possible selectivity toward semicon-
ducting nanotubes and further implies a greater yield of single-
versus double-walled nanotubes by employing a thinner catalyst
layer than in previous studies [7]. The final eight devices con-
tained more than one semiconducting nanotube—after the first
nanotube burned out, the device retained some conductance.
However, dielectric breakdown of the SOG occurred at around
10 V before the remaining nanotube(s) could be burned out and
counted.
Fig. 6(a) displays the I–V characteristics of a single semi-
conducting v-SWCNT device. The orange curve was obtained
using the top contact as the drain (normal configuration), while
the purple curve was obtained with the contacts reversed. It is
important to note that this semiconducting v-SWCNT is operat-
Fig. 5. Bar graph showing the number of devices that exhibited a certain
conductance (rounded to the nearest hundredth of a microSiemen). The inset
shows the distribution for the single semiconducting nanotube devices.
Fig. 6. (a) I–V characteristics from a single semiconducting v-SWCNT de-
vice with the contacts swapped (bias is applied to the top contact for the orange
line and the bottom contact for the purple line). Qualitative band diagrams cor-
responding to (b) Vds = −1 V applied to the top contact and (c) Vds = −1 V
applied to the bottom contact. The p-channel SB at the top contact is assumed
to be smaller than the SB at the bottom contact for these illustrations. EFB and
EFT denote the bottom and top contact metal Fermi levels, respectively.
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ing in the OFF state; therefore, the hole current under the applied
negative drain bias will be hindered in transporting from the
source to the drain by the barrier in the bulk. Furthermore, the
difference in current between this device and the semiconduct-
ing one in Fig. 4(a) is attributed to a variation in the band gap of
the semiconducting nanotubes. The band gap is inversely pro-
portional to nanotube diameter, and it is likely that the SWCNT
diameters vary from device to device and within a given device.
Smaller diameter nanotubes have larger band gaps, and corre-
spondingly less conductance, especially because there is very
little modulation of the thermal barrier in the channel of these
devices (i.e., larger band gap devices exhibit lower current in
the OFF state). Additionally, the larger band gap devices will
have larger SBs, further reducing the current. Other variabili-
ties, such as different alumina barrier thicknesses at the pore
bottoms, could affect the series resistance and also alter the
current.
The disparity between the two curves in Fig. 6(a) suggests
a difference in the metal–SWCNT transport properties at the
top and bottom contacts. The most obvious cause for such a
contrast would be a disparity in the SB height at the contacts,
which would cause a difference in current due to the exponential
dependence of the current on the SB height [21], [25]. A factor
that is likely contributing to the SB height difference is the use
of electrodeposited Pd for the bottom contact, which may have
a different work function than evaporated Pd. Because there is
virtually no Fermi level pinning in metal–CNT contacts [26],
this work function difference would produce a difference in SB
height. In addition to the work function, the unique geometry
of the contacts may also contribute to the disparity in current
levels. For instance, the Pd nanowire bottom contact is formed
around the v-SWCNT within the nanopore, which allows for
transport to occur only between the metal and sidewalls of the
nanotube. In contrast, the top contact is deposited directly to the
tip of the v-SWCNT [see Fig. 2(a)], possibly enabling improved
transport between the metal and the opened carbon bonds that
were created during the ion bombardment etch. While the top
contact may have a smaller overlap on the nanotube compared
to the bottom contact, it has been suggested that the transport
between a contact metal and SWCNT is dominated by the edge
of the contacted region [27], but this opinion is not accepted
universally. In fact, Knoch et al. have shown that both the metal
work function and the metal–SWCNT coupling determine the
transport properties at a metal–SWCNT junction [28]. A certain
length of metal–SWCNT sidewall contact is necessary to ob-
tain a desired coupling—too strong of a coupling could severely
hamper the carrier transport. Thus, the short sidewall contact
length exhibited in the present device may be causing a degra-
dation of the current.
Qualitative band diagrams for a possible configuration of
the semiconducting device are shown in Fig. 6(b) and (c) with
operation under the two different contact configurations and the
assumption that the SB at the bottom contact is substantially
larger than the SB at the top contact. The absence of a gate on
these fully depleted devices causes the screening length over
which the potential will drop to be very large, resulting in an
approximately linear drop of Vds across the nanotube [28]. A
Vds of −1 V was chosen for comparison because it corresponds
to a point at which the characteristics differ strongly with one
another. When the drain bias is applied to the top contact, the
hole current from the source is suppressed by the SB, requiring
a substantial Vds at the drain in order to sufficiently thin the
barrier and allow for carriers to tunnel through. With the drain
at the bottom contact, the smaller SB to the valence band on
the source-end allows for holes to flow from the source more
freely than in the prior configuration. This effect is evident both
in the faster rise of the associated purple I–V in Fig. 6(a) and
the larger resulting current at Vds = −1 V. Note that the SB to
the conduction band in either configuration is large enough to
be deemed insurmountable by electrons at the drain with low
Vds .
These templated v-SWCNTs offer several benefits in nano-
electronic applications. First, the v-SWCNT length can be scaled
down without the use of lithography. Variation of the ICP-RIE
ion bombardment etch time (rate of 40 nm/min) provides good
control over LCNT , which in the context of fabricating CNT-
FETs would serve as the device’s channel length. Fig. 3 shows
SEMs that demonstrate the scaling of LCNT using the ion bom-
bardment process. Additionally, the length scaling is accom-
plished for all devices on a chip in a single step compared to
the typical use of EBL to write each individual device one at a
time. Another benefit of the v-SWCNT structure is the ability
to obtain individual channels of v-SWCNTs that are wrapped
in a dielectric (SOG in this case). While SOG was used as a di-
electric support for the nanotubes herein, the v-SWCNTs could
alternatively be coated with a high-κ dielectric using atomic
layer deposition (ALD) [29]. When fabricating multinanotube
devices for interconnects or FETs, the individual channels of v-
SWCNTs will minimize deleterious charge screening between
nanotubes that other configurations encounter as the nanotubes
become more closely packed and bundled [3]–[5]. In fact, the
achievable density of nanotubes in the v-SWCNT templates is
an order of magnitude greater than the best density reported
to date for planar configurations—assuming a channel length of
100 nm and an additional loss of 1µm2 for contact metallization
in the planar geometry. Other benefits include the ability to use
these v-SWCNT templates for fabricating surround-gated verti-
cal CNTFETs [30], [31], creating ordered arrays of v-SWCNTs
of adjustable density, or even using the v-SWCNT tips as probes
for biological interfacing [32]. A recent modeling study [31]
has shown that the presence of a gate underlap (which would be
difficult to avoid in a vertical CNTFET geometry) actually sup-
presses ambipolar conduction and enables I–V characteristics
better suited for digital applications.
To provide additional verification of the presence of semi-
conducting nanotubes in the v-SWCNT templates, planar CNT-
FETs were fabricated from the nanotubes. On the Si support
substrate used for this portion of the study, each field of PAA
was surrounded by a region of 200-nm-thick SiO2 using a pro-
cess reported previously [33]. In this case, the SWCNTs were
grown for a longer time (15 min as opposed to 1 min for low
density growth), which caused them to extend out of their pores
and along the PAA surface [see Fig. 7(a)], and eventually over
the SiO2 regions. Finally, Pd source and drain contacts were
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Fig. 7. (a) Schematic of planar CNTFETs fabricated from v-SWCNTs that
have been overgrown from the PAA onto a neighboring oxide and contacted with
Pd source/drain contacts. The gate dielectric is 200 nm of thermal SiO2 with
a 3 µm channel length. (b) Subthreshold characteristics of two representative
devices, each containing a single semiconducting nanotube and displaying an
ION /IOFF current ratio of more than five orders of magnitude with Vds =
−1 V. (c) I–V and G–V characteristics showing the burnout of a single nanotube
from one of the devices in (b) at Vgs = −5 V.
lithographically defined to contact the SWCNTs on the SiO2
surface. The Si substrate was used as a back gate during mea-
surement, as illustrated in Fig. 7(a). The final devices contained
long channels (3 µm), which caused them to operate in the diffu-
sive transport regime. However, these devices were sufficient for
identifying the semiconducting nature of the SWCNTs by use of
the back gate. Fig. 7(b) shows the subthreshold characteristics
from two representative devices, which exhibit an ION/IOFF
ratio of over five orders of magnitude. The divergence in thresh-
old voltage between the two devices is partially attributed to the
lack of passivation, which has been noted in the past to cause a
shift in threshold [34]. Note that the threshold for these devices
will be different from the completely vertical SWCNT devices
where the SWCNTs are supported in (and thus passivated by)
a dielectric. We also note that the device geometries of this and
the vertical two-terminal devices discussed before are different
enough to preclude a quantitative comparison of their electrical
characteristics; however, it is interesting that the current levels
at Vgs = 0 V and Vds = −1 V are quite comparable between the
single semiconducting nanotube devices in Figs. 4(a) and 7(b).
In the rare case that a metallic nanotube was present in these
planar CNTFETs (only one out of 30 devices tested contained
any metallic SWCNTs), the current changed less than one order
of magnitude under the same applied gate bias. Furthermore, bi-
asing the semiconducting nanotubes into the OFF state allowed
for the selective breakdown of the metallic nanotubes with a
high bias sweep [19].
V. CONCLUSION
Bringing SWCNTs closer to large-scale integration requires
greater control over their placement and properties. These self-
aligned arrays of v-SWCNTs templated in highly ordered PAA
provide a simple and robust platform that could provide a basis
for realizing practical SWCNT nanoelectronics. A new method
for producing thin-film PAA templates with long-range ordered
nanopores at a spacing of 100 nm has been presented. Each
nanopore serves as a v-SWCNT channel containing a single
SWCNT that is individually wrapped in a dielectric to mini-
mize charge screening from other nearby SWCNTs. The ability
to control the length of the v-SWCNTs (lengths between 50
and 260 nm were demonstrated) using a standard RIE etch pro-
cess suggests a path toward manufacturing aggressively scaled
CNTFETs that do not require advanced, expensive, and low-
throughput lithography to define nanoscale channel lengths. Fur-
thermore, these templates of v-SWCNTs provide a platform for
fabricating surround-gated CNTFETs, which would have ideal
gating electrostatics [17] for optimal transistor performance.
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